process. The transconductor linearity techniques can be broadly classified into three types: (a) source degeneration (b) cross coupling (c) active biasing. Figure 1 shows circuit implementation of the source degeneration technology. The feedback equivalent resistance R (or M3, M4) is called source degeneration resistor, and differential pair M1, M2 and source degeneration resistors consist of the structure of source degeneration. The output current of the structure is related to the input voltage by the following equation When the resistance is much greater than 1/gm, the transconductance Gm≈1/R. However, this is traded-off with the noise and power consumption. In CMOS process, high quality passive resistance is achieved difficultly.
Source degeneration

Cross coupling
A simple differential pair can cancel out the even order harmonics of distortion of transconductor output current. The remaining odd order harmonics can be cancelled out by two cross-coupling differential pairs with the same distortion but with different gm values. The circuit is shown in Figure 2 .
Fig. 2. The transconductor with differential cross-coupled pairs
The 3 rd order harmonic is the main concern since it is now the most significant distortion. From Eq. (2-3), the 3 rd order harmonic distortion (HD3) of output current can be obtained as: Since HD3 depends on the ratio of K 3/2 and Iss 1/2 only, the distortion can be cancelled by connecting two differential pairs M1, M2 in parallel with M3, M4 as shown in Figure 2 . The transconductor parameter K 3,4 and K 1,2 are related to I SS2 and I SS1 as follows: (2.5) According to equation (2.5) , when I SS2 «I SS1 , the transconductance is approximated as linearity. But the noise performance is worse than that of a simple differential pair because 2 differential pairs are connected. However, the noise is not doubled because K 3,4 < K 1,2 .
Active biasing
The idea of active biasing is to make the biasing current compensate for the non-linear term: In this design, all transistors are matched except M5-M8. For this cascode circuit, when there is an input signal, the same amplitude appears at the drains of M1 and M2 because the loading is 1/gm 3, 4 and gm 3,4 =gm 1,2 . The capacitance at that node and the loss of the level shifter M5-M8 are ignored. Both gates of M b1 and M b2 sense the differential voltage. Because the drains of M b1 and M b2 are connected together, a bias current is obtained as in Eqs. . The required active biasing is then established. But in the common-mode sense, now the conductance of M b1 and M b2 increases in phase with the input signal. This is a kind of feedforward and thus causes a boost-up of the common-mode gain. As a result, CMRR drops and common-mode instability will be resulted.
The design of high linear transcoductor
The OTA is based on the Gilbert multiplier, which uses the two cross-coupled differential pairs (M1 -M2, M3-M4) as the input stage to reduce the nonlinearities as shown in Figure 6 . Thank to mismatching of passive resistor in CMOS process, active source-degeneration resistor M R1 and M R2 is perfect choice. For this OTA structure, all transistors operate in the saturation region except for the transistors M R1 and M R2 . The MOS transistor is approximated as If the condition R / »1/g m is satisfied, the transconductance can be obtained by 12 11
Figure 5 is overall structure of the high linear transconductor. Figure 6 shows the simulation of step response of the transconductance. When the dc common-mode voltage is about 1.67V, the transient-time response is less than 60ns, and the variation of common-mode voltage is less than 15mV. We use 5pF as the loading capacitance to verify the AC response of the transconductor. The bandwidth of unit gain is about 98MHz, and the phase margin is about 76 degree as shown in Figure 7 . Step response of the proposed transconductor Fig. 7 . The response of amplitude and phase for the transconductor Figure 8 shows the simulated Gm plot with the input voltage. The linear range of the proposed active degenerative resistance (ADR) Gm of cross-couple differential pair is about ±1V. The linear range is higher than the other Gm of differential cross-coupled pair without ADR and differential pair with ADR (source degeneration structure as shown in Figure 2 ). When the operating frequency is 4MHz, the third-order intermodulation IM3 is -72dB as shown in Figure 9 . www.intechopen.com
Circuit design of Gm-C filter
Using the proposed high linear OTA, a six-order Chebyshev bandpass filter is designed. To obtain a passband frequency with minimal sensitivites to individual component values, the filter topology is derived from a doubly terminated passive RLC lowpass prototype as shown in Figure 10 . The associated signal flow graph (SFG), shown in Figure 11 is obtained by writing down the state equations for six reactive components. Notice that the SFG contains only integrators and summers. The bandpass filter topology is derived by applying the well-known lowpass to bandpass transformation
Where S L is the normalized lowpass Laplace variable, ω 0 is the center frequency, and ω C is the bandwidth of the bandpass filter to be designed. The complete filter is shown in Figure 13 . The resonator is composed of two Gm-C integrators with feedback loop. The proposed filter is simulated with Cadence's Spectre softwares using TSMC 0.25um standard CMOS process models. Simulation results in Figure 14 and Figure 15 . Figure 13 shows the AC tuning-Q response of the filter when the tuning center frequency is about 2MHz. The center frequency tuning range is about 0.5MHz to 10MHz as shown in Figure 14 . 
Conclusion
A full CMOS six-order Gm-C Chebyshev filter based on passive LC-ladder synthesis is designed in TSMC standard 0.25um CMOS process, which uses a highly linear operational transconductance amplifier (OTA) based on cross-coupled differential pairs with sourcedegeneration structure, which exhibits a wide product of gain-bandwidth, and high linearity. The simulated results show the center frequency tuning range of the filter is from about 0.5MHz to 10MHz and the maximum quality factor of 150 at the center frequency 4.3MHz. The filter is suitable for multi-band wireless applications.
Section II: A RF LC Q-enhanced CMOS filter for wireless receivers
Introduction
Despite decades of research in developing "single-chip" radio transceivers, most designs continue to rely on off-chip components for RF bandpass filtering. Implementing these filters on-chip remains nearly as challenging today due to problems in meeting system requirements. Recent advances in silicon-on-chip IC processes targeted at RF designs, however, offer the possibility of producing on-chip filters in the coming years using Qenhancement techniques. CMOS technology is an attractive solution due to the low cost, high-level integration. One of prevalent off-chip component required in wireless receiver circuits is RF bandpass filter, usually realized with a surface acoustic wave (SAW) or ceramic device. If on-chip high frequency filters with acceptable electrical characteristics can be realized, this would eliminate or reduce the need for these currently required off-chip filters. This implementation of integrated filters could lead to complete communications system design solutions on monolithic chip that would decrease the complexity, reduce the size, lower the power and cost of wireless transceiver circuits. However, the use of on-chip RF bandpass filters in commercial radio transceivers has been limited so far by inferior performance relative to system requirements. Such requirements include: narrow bandwidths, high linearity, low insertion and noise figure, and the need for low-power consumption in wireless system of aerospace applications. This fact has made the acceptance of on-chip designs much more difficult than it would be if the system specifications were more relaxed, pushing radio designers to embrace modified, and generally problematic, radio architectures such as the direct-conversion, or zero-IF schemes. If on-chip bandpass filters are accepted into commercial products, they must at least compete with the performance of products designed around these architectures.
In this section, we outline the alternatives for building on-chip bandpass filters practical considerations in section 2. The design of the integrated on-chip 1.8V 2.14GHz Q-enhanced LC filter using silicon CMOS process is presented in section 3. The simulated results of the filter presented are provided in section 4. Finally in section 5, conclusion is drawn.
Filter technology
A wide range of technologies exists for implementing RF bandpass filters, as illustrated in Figure 16 .
Fig. 16. Taxonomy of RF bandpass filter implementations
In theory, digital filters could implement any filter desired, and achieve true "software-radio" realizations. However, their applications are still generally limited to baseband frequency due to problems with power consumption and noise at high frequencies. To illustrate these problems, bounds on power consumption were developed in based on CV 2 f considerations, because the scale of the digital filter has at least thousands of transistors and each of the transistors is considered as source of the noise. If the digital filter is operated at RF band, the power consumption and noise of the filter is large enough to beyond imagination. Currently, however, on-chip RF bandpass filtering remains an analog endeavor. Here, the choices involve passive or active designs, each with several implementation possibilities including LC, and fully active architectures. In these active architectures, RC filter and switched capacitor filter isn't suited for high frequencies application. Although Gm-C filter can be operated at high frequencies, it poses its own drawbacks, namely, large power consumption and high noise contribution. A promising solution is to implement a active LC filter using on-chip passive elements with loss compensation circuitry to improve the effective quality factor [1, [3] [4] [5] [6] [7] 10 ].
Q-enhanced filter design
On-chip spiral inductor
The design and characterization of on-chip inductors is central to the implementation of high performance Q-enhanced LC filters. In a typical two-metal silicon IC process, these www.intechopen.com inductors are fabricated using planar spiral geometries as illustrated in Fig. 17 . Top layer metallization usually provides the lowest resistivity and capacitance to the underlying substrate and is therefore used for the spiral turns, while the lower metallization layer is used for connection to the spiral center.
Fig. 17. Top view of an on-chip spiral inductor and its electrical model
In practice, electrical characteristics of the integrated inductor are generally frequency dependent and are more precisely described with a lumped-element model of greater complexity. A commonly used square-spiral IC layout and a more accurate electrical model for the inductor, the π-model, are shown in Figure 2 . In this model, Rs represents the resistive losses in the metal traces of the inductor, any contact losses, and losses attributable to eddy currents in the substrate. Note that the top branch of Figure 2 , which is composed of series resistor R S , along with the inductance L represents the simplified series resistance model for the inductor shown in Figure 2 . The substrate capacitance is modeled by Cp, and R p represents loss caused by substrate conductance. With the help of a patterned ground shield, the electric field from the lossy substrate [3] [10]. Thus, the only dominant loss due to the serious resistance R S , and to cancel it, it is necessary to implement a loss compensation mechanism that effectively introduces a negative resistance of the same magnitude in series with R S .
Q enhancement
A primary method for increasing the Q of non-ideal on-chip resonators is through the use of active devices to create negative resistance. Although methods that include phase-shifted current feedback via coupled inductors [21] have been investigated, the direct use of active devices as negative resistors is the prevalent Q enhancement technique. Single-ended negative resistance methods have been documented [23] [24] [25] , while the more common differential method using a cross-coupled transistor pair is presented in Figure 18 . The voltage to current ratio indicates the effective negative resistance at the terminals of the cross-coupled MOSFET shown in the figure and is described by
It is clear from Figure 18 and Equation (2.16) that the effective negative resistance can be adjusted by changing the bias source, I Q , and thereby the transconductance, g mQ , of the differential pair MQ1, MQ2. This facilitates electronic tuning of this loss-canceling mechanism. The concept of Q-enhancement for an LC tank circuit with parallel-connected negative resistance is illustrated in Figure 18 -19, with the series resistance inductor model utilized to simplify the analysis. We assume for now that a lossy inductor and a capacitor can be simplistically modeled as shown in Figure 19 (a), in which R S represent the losses in the inductor. We can compensate the losses by connecting negative resistor in parallel with the LC tank as shown in Figure 19 (c). In this approach, the negative resistance has been implemented negative resistance -R as shown in Figure 17 to cancel the loss represented by R p . The effective parallel resistance R eff and the effective quality factor Q enh of the LC resonator as shown in Figure 19( Where Q 0 is the self-tuning quality factor of the circuit as illustrated in Figure 19 (a). It should be noted that as g m R p continues to increase and approaches the unit, the value of Q enh is infinite and the circuit (theoretically and practically) become an oscillator. The prototype circuit of the second-order RF Q-enhanced bandpass filter based on the above negative-resistance techniques is shown in figure 20 . Common-source transistor M1 and M2 are employed for the input buffer stage. They are large devices and biased to have low-input impedance and small distortion. Two pair of PMOS transistors M C are varactors which are used to tune the center frequency of the filter and also adjust the quality factor of the filter through DC voltage V con . The PMOS M C capacitors are operated in depletion and inversion regions within the tuning range. The negative-resistance circuit can be realized by crosscoupled differential pair M Q1 and M Q2 . The negative resistance is -2/g m if we assume that the two transistors have the same size. As such, the negative resistance can be adjusted by current source I Q . 
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Simulation results
To verify the design of the Q-enhanced RF bandpass filter, the filter was simulated with TSMC 0.18µm CMOS technology. At the same time, in order to test the circuit, the external wideband transformers are employed to serve as the impedance matching. The quality factor Q, gain S21, and noise performance is simulated with Cadence Spectre tools as shown in Figure 21 -23. The input reflection coefficient S 11 is about -23dB when the center frequency is about 2.14GHz and bandwidth is about 36MHz in Figure 24 . The effect of Qtuning controls on the filter's response is shown in Figure 21 when the bias current I Q and I SS is from 200uA to 500uA. The maximal value of the quality factor for the filter can be attained 60. Noise figure is about 15dB at center frequency of 2.14GHz in Figure 22 . Figure  23 shows the gain of the filter at center frequency of 2.14GHz and Q=60, 21 S is about 15dB.
The linearity performance of the filter for f C =2.14GHz and input power -60dBm is tested by IIP3 as shown in Figure 25 . Two-tone signal at 2.14 and 2.144GHz is presented at the filter input through an RF power combiner, the input power at the filter input is -30dBm, which is small (the amplitude of the input voltage is about equals to 7mV) when the input load is 50Ohm. The third-order intercept point(IP3) is about -7.63dBm with SpectreRF PSS tools. The input noise floor is also measured by Cadence tools and the RMS value N out is measured to be about -90.5dBm. Thus, the spurious-free dynamic range (SFDR) [2] can be calculated as
The relation between the dynamic range and the quality factor of the filter is simulated as shown in Figure 26 for the center frequency of 2.14GHz. The simulation in Figure 25 shows that the dynamic range is lower when the Q is increased. The main reason for the www.intechopen.com degradation in the dynamic range is quality factor and the output noise voltage is increased, it leads to deteriorating the linearity of the filter. The performance of the filter is summarized in Table 1 . Table 1 shows the comparison for published CMOS, and bipolar RF integrated bandpass filters in the literature. The comparison table demonstrates that the proposed RF filter has lower power-supply, the highest selectivity, and the largest gain.
Conclusion
A 2.14GHz CMOS fully integrated second-order Q-enhanced LC bandpass filter with tunable center frequency is presented. The filter uses a resonator built with spiral inductors and inversion-mode MOS capacitors which provide frequency tuning. The simulated results are shown that the filtering Q and gain can be attained 60 and at 2.14GHz, and the spuriousfree dynamic range (SFDR) is about 56dB with Q=60 and power consumption is about 15mW. The presented filter is suitable for S-band wireless applications.
Introduction
Now, the fast-growing market in wireless communications has led to the development of multi-standard mobile -terminals [1] [2] [3] . This creates a strong interest toward the highly integrated RF transceivers in a compact and low-cost way. So, it is becoming more and more attractive to have a single chip of the complete CMOS multi-band transceiver in the industrial, scientific, and medical (ISM) bands. However, the integrated high-performance filters working at RF frequency still remain the one of the most difficult parts in the integrated RF front-ends. The existence of large interference, spurious tones, unwanted image and carrier frequencies, as well as their harmonics in the wireless communication environment demands the use of RF filters with high selectivity in the RF front-ends as shown in Figure 27 . In fact, in current gigahertz-range transceivers, the bulky and expensive off-chip bandpass filters [2] are still required to handle the existence of large out-of-band interference as shown in Figure 1(a) . Furthermore, it increases the size, power consumption, and cost of multistandard transceivers significantly by adding different copies of discrete filters for different bands. Great efforts have been made to use an on-chip tunable Q-enhanced filter to replace such off-chip preselect filter. To this extent, recent researches on integrated filter design have fallen into the active-LC category [5] - [11] . Filters of this category are built around on-chip spiral inductors and capacitors used as LC resonant tanks, whereas an important cause for the limited integration of RF filters is the low quality factor of monolithic spiral inductors. These inductors are inherently lossy due to ohmic losses in the metal traces and due to substrate resistance and eddy currents. This problem has been addressed by using various methods such as patterned ground shields and geometry improvements, but the Q factor of integrated inductors is still generally limited to a value less than 20 [12] in standard RF CMOS process.
For multi-band RF front-end designs, a suitable on-chip tunable filter is available, but the tunable nature of the on-chip passive inductors is hard. Compared with the passive inductors, the RF bandpass filter using active inductors can not only achieve wide frequency tuning range and high quality factor, but also occupy the small chip areas. However, it also pays for the higher noise and the worse linearity. In commercial designs as shown in Fig. 1 (a) , an LNA combined with a 3dB insertion loss discrete filter typically achieves a net 5dB noise figure, 17dB gain, and 1dB input compression point about -17dBm if the input P1dB of LNA is about -20dBm, while consuming 15mW [4] . If the filter using active inductors is located in the RF front-end as shown in Fig. 1(b) , and the input P1dB of LNA is about 20dBm, the proposed RF filter and the LNA can achieve a net less than 4dB, and a net more than or equal to -20dBm input compression point with 15dB gain, so the proposed RF filter combined with other RF modules will satisfy the performance of the moderate noise figure and linearity of RF system requirements such as Bluetooth, 802.11b and so on. The section is organized as follows. Section 2 presents the novel Q-enhanced active inductor topology, as well as the analysis of the noise figure linearity and stability. Section 3 describes the RF bandpass filter based on the active inductors and the measured results of the filter are demonstrated. Finally, conclusion is given in section 4.
Circuit principle 2.1 Proposed active inductor
An often-used way for making active inductors is through the combination of a gyrator and capacitor, but designing high-Q active inductors at GHz with opamps or standard transconductance-C techniques is very difficult due to relatively significant power consumption and noise. The active inductor based on the principle of gyration, consisting of minimum-count transistors can be operated at GHz easily because f T of single transistor is so high as hundreds of GHz. A class of active inductors have been proposed by researchers [14] [19] [20] in Figure 27 . A common feature of these active inductor topologies is that they all employ some kind of shunt feedback to emulate the inductive impedance in Figure 28 . Intuitively, the circuits can be explained as follows: the input signal at the source of M2 will generate a current g m2 V i at the drain of M2, this current will be integrated on the gate-source capacitance C gs1 . The voltage at the gate of M1 will then generate the input current, thus generating the inductive loading effect. Compared with the active inductor proposed in Figure 28 (a) and improved (b) or (c), we found the active inductor in Fig. 28(a) has some advantages over the active inductor in Figure 28 (b) or (c). As can be seen from the circuit figure, the minimum voltage for the active inductor itself is only max(V gs1 +V ds1 +V in , V gs2 +V ds2+ V gs1 +V in ). Therefore, the circuit in Fig 28(a) is better than the circuit in (b) or (c), and it has two transistors contributing noise directly to the input. In our design, the currentreused active inductor based on (a) is chosen. 
The small-signal analysis of the circuit in Figure 28 (a) shows that Z in is a parallel RLC resonant tank with the following values: where ω t1 and ω t2 are the unity-gain frequency of M1 and M2, respectively.
Noise analysis
Unlike the passive inductor where the damping resistor rL is the main noise contributor, the noise in active inductor originates from the thermal noise of MOS transistor channel [14] , [15] . By referring to the transistor noise sources to the terminals of the active inductor in Figure 28 (a), the noise figure of the circuit will be computed considering, for simplicity, only three main noise sources, i.e., the thermal noise of the two transistors (M1 and M2) and the noise of the load impedance Rp (i.e. 1
load O ||Z g
). where 
Where R S is the source impedance. The second term in the right-hand side of (6) represents the noise contributed by transistor M1 and it has the same expression as for a common-gate amplifier. However, in this case, due to the feedback in the gyrator, g m1 can be made larger than 1/R S while still ensuring matching conditions. The third term represents the noise introduced by the feedback transistor M2. Consistently with the intuition, transistor M2 injects noise directly at the input, and its transconductance has to be small to have a low noise. The fourth term in the equation represents the noise contributed by the load. If g m1 R S >>1, this term becomes approximately equal to R S /R P . Notice that increasing R P (i.e., increasing the quality factor of the resonant load) reduces the noise contributed by the load but also the noise of M2, since it results in a reduction of g m2 .
Nonlinear distortion
As shown in Fig. 27 , the distortion is mainly influenced by two factors: the additional current path provided by M2 and the effect of negative feedback on both the gate-source voltage swing across M1 and its DC bias point. The analytical expression for the circuit input P1dB can be found from Sansen's theory [13] . Considering the transistor in strong inversion, the input P1dB for the circuit as a function of the transconductance of transistors becomes 
Q-enhanced technique and stability analysis
Since the basic concept in the Q-enhanced LC filter is to use lossy LC tank, it is necessary to implement a loss compensation to boost the filter quality factor incorporating negativeconductance. Negative conductance g mF realizes the required negative resistance to compensate for the loss in the tank. The effective quality factor [6] of the filter at the resonant frequency can be shown to be
Where Q 0 is the base quality factor of the LC tank, which is dominated by the equivalent inductor. Theoretically it can be set as high as desired with appropriate g mF . Indeed, the filter core can be tuned to oscillate if negative transconductance is sufficiently large, i.e., greater than 1/R P . Additionally, the main problem is that the use of shunt feedback by M2 to compensate the loss resistance of the active inductor can result in potential instability depending on the filter terminating impedances yet. In order to make sure that the circuit is stable, the poles of the circuit must be in the left half-plane [16] , [17] . In this condition, according to (1), using closed-loop analysis, the circuit will be stable provided that
Simultaneously it must be ensured that the magnitude of the input reflection coefficient is less than unity i.e. 11 1 < S . Due to the stability problem, we should determine the reasonable transconductance g m1 and g m2 in order that the trade-offs between noise, Q enhancement and stability will satisfy the requirements of the communication systems.
Design of the RF filter and its measured results
Circuit design
The complete prototype circuit of the proposed second-order RF bandpass filter based on the active inductor topology is shown in Figure 30 . This circuit consists of three different stages, including two differential high Q-enhancement active inductors, negative impedance and buffers. Common-drain transistors M11, M13 and M12, M14 are employed for the output buffer stages. This common drain configuration can offer to minimize the loading effect and output impedance matching. M1, M3, M5 and M2, M4, M6 construct LC-resonant circuit which is made up of the active inductor respectively. Note that the transistor M5 and M6 are respectively used to amplify the signal of shunt feedback in the active inductor topology in order to boost the impedance of active inductors. M7, M8 and M9, M10 consisting of unbalanced cross-coupled pairs are employed not only to produce negative resistance for canceling the inductor loss, but also increase linearity of the filter when the signal is large. The transistors and capacitors are sized to optimize gain in the passband, noise figure, and linearity. Transistors M1, M2 have a length/width ratio of 2um/0.18um, M3, M4 have 4um/0.18um, M5, M6 have 20um/0.18um, and M7, M8 have 0.4um/0.2um and M9, M10 have 0.3um/0.18um. For the output buffers, transistors M11, M12 have a length/width ratio of 3um/0.18um, and M13, M14 have 2um/0.18um. The input capacitance is about 120ff. The DC bias current I Q1 and I Q2 can be used to tune the Q of the active inductors and the transconductance of the crosscoupled pairs. V b and V c are bias voltages which are used for DC operating state of the filter. The DC bias currents I bia1 and/or I bia2 can be adjusted to tune the center frequency of the circuit and also change the Q of the inductance in Fig. 3 . Fig. 30 . The fully Q-enhancement bandpass filter
Measured results
The circuit is fabricated in 0.18-um UMC-HJTC CMOS process through the educational service. The die photograph of the fabricated circuit is shown in Figure 31 . To ensure the fully differential operation, a symmetrical layout is used for the design. The total chip area is 0.7×0.75mm 2 including the pads, where the active area occupies only 0.15×0.2mm 2 . The two-port S-parameter measurements were made with the vector network analyzer Agilent E8363B. Noise measurements were made with a spectrum analyzer equipped with power measurement software and a noise source. The 1-dB compression point measurements were made with a spectrum analyzer and a power meter. The measured RF bandpass filter forward transmission response, S21, is shown in Figure 32 , Figure 33 and Figure 34 , respectively. Figure 32 shows the passband center frequency is 1.92GHz and 3-dB bandwidth is about 28MHz. The maximum gain in the passband is about 11.64dB and the input return loss, S11 is -14.67dB in Figure 32 . In Figure 33 , the center frequency is about 2.44GHz and 3-dB bandwidth is about 60MHz. The maximum gain in the passband is about 5.99dB. Moreover, the S21 at about center frequency 3.82GHz is about 12dB and return loss S11 is about -29dB as shown in Figure 34 . A measurement to the input 1dB compression point of the circuit can be obtained by sweeping the input power to the tank and measuring the output power. As the input power is increased, the input impedance presented by the Q-enhanced active inductor tanks begins to drop due to nonlinear effects, which can be observed when the output power no longer depends on the input power in a linear fashion as shown in Figure 35 . The measured bandpass filter P1dB input power compression point is -15dBm at the center frequency about 2.44GHz passband. The noise figure of 18dB was also measured by disconnecting the input signal. The RF filter has wide-tuning range from the center frequency about 1.92GHz to 3.82GHz when the DC voltage sources of the controlled bias currents Ibia1 and/or Ibia2 are adjusted from 0.5 to 1.5V or vice versa. The noise figure evaluated in each band gives the www.intechopen.com following results: 15dB for center frequency 1.92GHz, 18dB for center frequency about 2.44GHz, 20dB for center frequency about 3.82GHz. Furthermore, 1-dB compress point is about -17dBm, -15dBm, -18dBm respectively.
Ref.
[ The summary of the measured performance and the comparisons of the performance among the fabricated RF filters in CMOS and other process is given in Table 2 . A figure of merit [18] (FOM) which allows comparison between other RF filters in silicon is given as where N is the number of poles, P 1dBW is the inband 1-dB compression point in Watt, f center is the center frequency, Q filter is the ratio of the center frequency and the 3-dB bandwidth, P DC is the DC power dissipation in Watt, and NF is the noise figure (not in dB) . It has shown from Table II that the filter presented in this work achieves a good FOM with higher quality factor and gain in the passband, and the tuning range is the largest, and the chip area is the smallest.
Conclusion
The design and implementation of tunable RF bandpass filter in 0.18um CMOS process have been introduced and verified, which demonstrate that the RF bandpass filter can achieve high quality factor and large tuning range from 1.92GHz to 3.82GHz. Although the noise and linearity of the proposed active inductors are inferior to passive ones, the smallest chip area, and the largest tenability make them apply to the multi-band on-chip wireless systems in future.
